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Abstract 
A new high-speed and low-power threshold detector is 
proposed to realize high-performance arithmetic VLSI 
systems. In a conventional threshold detector with a sin-
gle supply voltage, the input signal swing of a differen-
tial-pair circuit (DPC) is too large, which causes large 
power dissipation together with a long switching delay. 
The use of two kinds of supply voltages makes the input 
signal swing of the DPC small, which results in a lower 
power dissipation together with a higher switching speed. 
As a typical example of the proposed multiple-valued 
current-mode (MVCM) logic circuit, a radix-2 
signed-digit full adder is designed by using a 0.35-µm 
CMOS technology. Its performance is superior to that of 
a corresponding MVCM logic circuit with a single supply 
voltage under the same transistor counts. 
 
1. Introduction 
 
In the recent deep-submicron VLSI era, low-power 
circuit design with keeping a high-speed switching capa-
bility at a low supply voltage is needed not only for bat-
tery-powered portable applications, but also to reduce the 
power dissipation of dedicated special-purpose VLSI 
processors because the extra current density in wires may 
cause temporal or permanent malfunction due to voltage 
drops or electromigration [1]-[5]. 
A multiple-valued current-mode (MVCM) integrated 
circuit based on dual-rail differential logic has a potential 
advantage to realize a high-speed logic circuit at a low 
supply voltage, because the use of a differential-pair cir-
cuit (DPC) in a threshold detector, which is a key com-
ponent of the MVCM circuit, make a voltage swing small 
yet driving capability large [6]. Moreover, when several 
DPCs are not active in the MVCM logic circuit, the gate 
voltages of current sources in these corresponding DPCs 
can be turned off, which makes it possible to achieve a 
low-power dissipation with keeping a high-speed opera-
tion in the MVCM logic circuit [7]. 
However, the input voltage swing of a differential-pair 
circuit (DPC) becomes same as the output voltage swing 
of a comparator although the input voltage swing of the 
DPC can be small. Therefore, in the threshold detector 
with a single supply voltage, the input voltage swing of 
the DPC becomes too large, which causes large power 
dissipation together with a long switching delay. 
In this paper, a new threshold detector with two supply 
voltages is proposed. The use of two different supply 
voltages makes the input voltage swing of the DPC small. 
As a result, a high-speed and low-power threshold detec-
tor can be realized. 
As a typical example of high-performance arithmetic 
circuits based on dual-rail MVCM logic, a signed-digit 
full adder (SDFA) with multiple supply voltages of 2.0V 
and 1.0V is designed based on a 0.35-µm CMOS tech-
nology. As a result, the switching delay and the power 
dissipation can be reduced to 80% and 58%, respectively, 
of a corresponding SDFA with a single supply voltage of 
2.0V. 
 
2. Model of a High-Performance Multi-
ple-Valued Integrated Circuit 
 
In this section, we discuss about the relationship be-
tween the power supply and the switching speed of a 
threshold detector, and about the usefulness of multiple 
power supplies. 
 
2.1 Basic components of a multiple-valued VLSI 
 
Figure 1 shows the basic components of the MVCM 
logic circuit. 
 1) Wired-sum circuit: In the MVCM logic circuits, 
arithmetic summation can be performed by wiring 
without active devices, so that the resulting arithme-
tic circuits become simple. 
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  2) Comparator: A comparator is to compare an input 
current IX with a threshold current IT, and to gener-
ate an output voltage Vy. 
 3) Differential-pair circuit (DPC): A DPC is to gener-
ate a multiple-valued differential-pair output (0, S) 
or (S, 0) in accordance with a binary differen-
tial-pair input where its function is defined in Figure 
1. 
 4) Current Mirror: A current mirror produces several 
replicas of an input current. The current mirror also 
has the function of inverting the current direction. 
 5) Current Source: A current source can be designed 
by an enhancement-mode nMOS transistor with the 
reference voltage Vref. The current level is adjusted 
by the transistor size. 
By the combination of these components, we can design 
high-performance MVCM logic circuits. 
Figure 2 shows a design example of MVCM logic cir-
cuits where the outputs S and S’ are obtained by wired 
sum of four threshold detector’s outputs. Constant values 
–2, –1 and 1, connected to wired-sum circuits, are to gen-
erate 3-valued dual-rail outputs. The use of an analog ad-
der makes the MVCM logic circuits compact because it 
can be realized by wiring without active devices. A 
threshold detector, which consists of three components: a 
differential-pair circuit (DPC) and two comparators, is a 
key component to determine the operating speed of 
dual-rail MVCM logic circuits. In the following section, 
we discuss about a design of a new threshold detector. 
 
2.2 Design of a dual-rail threshold detector with 
multiple supply voltages 
 
The signal-voltage swing for switching in the dual-rail 
MVCM logic circuit becomes smaller than that of a con-
ventional circuit with a single-rail input. Consequently, it 
is important to design a high-speed threshold detector us-
ing dual-rail complementary signals. 
Figure 3 shows a schematic of a threshold detector in-
cluding two comparators and a DPC. Assume that the 
output currents of Y and Y’, and the constant current of 
the current source M3 are IY, IY’ and IK, respectively. 
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Figure 1. MVCM basic components 
 
 
 
X 
1 DPC 
X+Y S’ 
0 
1 
2 
1 
S
 
S’
 
X’ 
Y 
Y’ 
p
 
p
 
0.5 
3.5 
1 DPC 
1.5 
2.5 
2 DPC 
2.5 
1.5 
1 DPC 
3.5 
0.5 
1 DPC 
2.5 
1.5 
C
 
C’
–2
–1
2 0 
3 2 
4 1 
Threshold detector
1
S 
0 
1 
2 
0 
1 
X’+Y’ 
4 
3 
2 
1 
0 
X+Y C’ 
0 
1 
2 
2 
2 2 
3 1 
4 1 
C 
0 
0 
0 
1 
1 
X’+Y’ 
4 
3 
2 
1 
0 
 
Figure 2. 3-valued half-adder 
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Figure 3. Threshold detector 
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 When the DPC works correctly, the following condition 
should be satisfied: 
 KYY ISRISRI >+ )(')(  (1) 
where IY (SR) and IY (SR) are IY and IY’ when it is sup-
posed that transistors M1 and M2 operate in the saturation 
region, respectively. Then M1 and M2 operate in the lin-
ear region, and IY and IY’ are described as 
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Since the drain-to-source voltage VDS3 of the transistor 
M3 is increased so as to satisfy the following condition: 
 KYY III =+ ' . (3) 
The input voltage swing VDPC of the DPC 
 21 GSGSDPC VVV −=  (4) 
must be given by using Eq. (2) as 
 KGSGS IVfVf =− )()( 21 . (5) 
In a dual-rail MVCM logic circuit under a 0.35µm CMOS 
technology, VDPC becomes about 0.3V. 
Figure 4 shows a circuit diagram and a DC characteris-
tic of a comparator. As shown in Figure 4 (b), the input 
voltage swing VCMP is much larger than VDPC in case of a 
single supply voltage, the operating region of VCMP are not 
compatible with that of VDPC, which causes larger switch-
ing delay together with larger power dissipation of the 
threshold detector. 
Figure 5 shows a circuit diagram and a DC characteris-
tic of a new threshold detector. When the supply voltage 
VSS in the comparator is set to more than the ground level, 
the operating region of VDPC becomes adjusted in the 
middle of VCMP. In fact, when VDD = 2V, VSS1 = 0V and 
VSS2 = 1V in the proposed threshold detector shown in 
Figure 6 and Table 1, its switching delay and its power 
dissipation are reduced to 75% and 77%, respectively, in 
comparison with those of a corresponding threshold de-
tector with a single supply voltage. 
 
 
3. Design and Evaluation of an Arithmetic 
Circuit 
 
As a typical application of the proposed MVCM logic 
circuits, a signed-digit full adder (SDFA) [8] is designed 
and evaluated. 
 
3.1 Radix-2 SD addition algorithm 
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(b) Input-output characteristic 
Figure 4. Comparator using a single power supply 
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(b) Input-output characteristic 
Figure 5. Schematic of the proposed comparator 
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 The radix-2 SD number representation using a sym-
metrical digit set {–1, 0, 1} is defined as follows: 
 ∑
−
=
−
⋅==
1
0
011
2)(
n
i
i
in
XXXX LX  (6) 
where Xi ∈ {–1, 0, 1}. The redundancy allows totally par-
allel arithmetic operations. The addition of two numbers, 
X = (Xn–1LX1X0) and Y = (Yn–1LY1Y0) is performed by 
three successive steps in each digit as 
 iii YXZ +=  (7) 
 iii ZWC =+2  (8) 
 1−+= iii CWS  (9) 
where the arithmetic sum Z = (Zn–1LZ1Z0), the intermedi-
ate sum W = (Wn–1LW1W0), the carry C = (Cn–1LC1C0) 
and the final sum S = (SnLS1S0) are Zi ∈ {–2, –1, 0, 1, 2}, 
Wi ∈ {–1, 0, 1}, Ci ∈ {–1, 0, 1} and Si ∈ {–1, 0, 1}, re-
spectively. 
To retain the final sum Si within the set {–1, 0, 1}, Ci 
and Wi are determined by Zi–1 together with Zi as follows: 
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The final sum is independent of the word length n because 
the carry-propagation chain is limited to one digit to left. 
Therefore the addition speed of the SD adder is higher 
than that of ordinary binary adders [9]. 
 
3.2 Design of a high-performance SDFA 
 
The radix-2 SD adder can be designed using SDFAs as 
shown in Figure 7. In the dual-rail MVCM logic circuits, 
each digit of the SD numbers corresponds to a pair of 
complementary current signals. The arithmetic summation 
of Eqs. (7) and (9) can be obtained by wiring without ac-
tive devices. The operation of Eq. (8) is performed with 
an SD full adder (SDFA). The control signals ei and ei’ are 
used to detect the conditions of Zi–1 ≥ 1 and Zi–1 < 1 in Eq. 
(10). 
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Figure 6. Proposed threshold detector (T = 3.5) 
 
 
Table 1. Comparison of two TDs (T=3.5) 
 Conventional Proposed 
Supply voltage 
(Output generator) 
2.0 V 2.0 V 
Supply voltage 
(Comparator) 
2.0 V 1.0 V 
Delay 2.22 ns 1.67 ns 
Power 
dissipation 
160 µW 124 µW 
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Figure 7. Radix-2 SD adder 
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 Figure 8 shows a block diagram of a radix-2 SDFA us-
ing dual-rail MVCM logic circuit. An input-level detector 
is to compare 5-valued input with four reference currents 
and to generate four binary voltage outputs. An interme-
diate sum generator and a carry generator produce a pair 
of intermediate sum outputs and a pair of carry outputs, 
respectively, using the outputs of the input-value detector. 
Figure 9 shows a schematic of the proposed in-
put-value detector where Va, Vb, Vc and Vd are four out-
puts of comparators, respectively. The circuit structure 
except two additional supply voltages VSS2 and Vref2 is 
same as a corresponding MVCM circuit with a single 
supply voltage, which results in a high-speed switching 
and a low-power dissipation with less hardware overhead. 
 
3.3 Evaluation 
 
Table 2 summarizes the performance of the proposed 
SDFA together with those of a conventional SDFA by 
HSPICE simulation under a 0.35-µm CMOS technology. 
In the proposed dual-rail MVCM SDFA, the supply volt-
age of two input-value detectors, whose power dissipation 
is over 70% of total power dissipation, becomes half of 
the conventional SDFA. As a result, in the proposed 
dual-rail MVCM SDFA, the power dissipation can be re-
duced to 58% as well as the switching delay to 80% of a 
conventional dual-rail MVCM SDFA. 
 
4. Conclusion 
 
A new threshold detector using multiple supply voltage 
has been proposed to achieve both high-performance and 
low-power dissipation in the MVCM logic circuit. The 
use of two different supply voltages makes the output 
voltage swing in the comparators small, which results in a 
high-speed switching. Since this additional supply voltage 
is lower than the conventional one, total power dissipation 
can be greatly reduced. In fact, the performance of the 
proposed SDFA is superior to that of a corresponding 
MVCM circuit using a single supply voltage. 
As a future prospect, it is also important to evaluate the 
efficiency of the MVCM circuits with multiple supply 
voltages in practical arithmetic VLSI processors. 
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